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Abstract
In this paper, a 10-Gb/s inductorless CMOS receiver front end is presented, including a
transimpedance amplifier and a limiting amplifier. The transimpedance amplifier incorporates
Regulated Cascode (RGC), active-inductor peaking, and intersecting active feedback circuits to
achieve a transimpedance gain of 56 dB and a bandwidth of 8.27 GHz with a power dissipation of 35
mW. The limiting amplifier employs interleaving active feedback to achieve a differential voltage gain
of 44.5 dB and a bandwidth of 10.3 GHz while consuming 226 mW. Both circuits are realized in
0.18-m CMOS technology with a 1.8-V supply.
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1. Introduction
With the rapid growth of the data volumes in tele-
communication networks, the interest in high-speed op-
tical and electronic devices and systems has been rekin-
dled [1]. The highly demand for high speed data rates in
communications causes the rapid development of the
high speed data transport. As the information traffic in
modern communication networks grows at an ever in-
creasing speed, the data rates are approaching the physi-
cal limit of general links, such as copper wire, between
the nodes in the networks. Thus, there is an urgent need
for those networks to possess communication with higher
speed. Optical fiber is a well-known medium suitable for
such demand due to its extremely wide bandwidth. The
researches of the optical system are therefore the works
we strive for. Figure 1 shows a typical block diagram of
an optical communication (OC) system that briefly con-
sists of a transmitter, transmission medium such as a fi-
ber, and a receiver [2]. The transmitter contains an elec-
tro-optical transducer and associated drivers while the
receiver comprises a photo detector (PD), a transimpe-
dance amplifier (TIA), a limiting amplifier (LA), and a
decision circuit. In the past, those circuits were usually
implemented with expensive technologies such as GaAs,
HBT, HEMT, and BJT. While cutting the cost by using
cheaper technologies has become a trend, it poses chal-
lenges because of the extraordinarily high speed that the
system requires.
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Owing to the blooming advancement of the deep-
submicron CMOS process, the implementation of the
optical system with standard CMOS process is more and
more practicable. With the characteristics of low power
dissipation and low cost, the CMOS technology makes it
easier for us to integrate the analog front-end circuits and
the digital circuits in optical system. In the past few
years, there are many designers who have implemented
high-speed front-end circuits with CMOS process [39].
However, the circuits with CMOS technology are still
limited by its inherent speed limitation. To overcome this
drawback, several high-speed techniques have been pro-
posed. For example, the feedback compensation and in-
ductor peaking are used to extend the operational band-
width of TIA and LA. Unfortunately, these methods
reach the target of high-speed with the issues of more
power dissipation or more area cost. Especially, the pas-
sive-inductor peaking and the passive feedback compen-
sation techniques dominate the most area cost. Gener-
ally, the active cases are preferred for developments. In
this paper, the analog front-end circuits are hence imple-
mented with standard CMOS process, while the active-
inductor peaking technique takes the place of the pas-
sive-inductor peaking technique. Also, the active-feed-
back compensation technique is used to TIA and LA.
Therefore, the advantages of the area saving and the per-
formance maintaining are reachable. Moreover, the be-
havioural simulations with MATLAB are provided for
the quick system verification and the choices of the cir-
cuit architecture.
This paper comprises six sections. Section II lists the
specifications of the systems and the circuits. Sections
III and IV describe the architecture and circuit design of
the TIA and the LA, respectively. Finally, Sections V and
VI give the simulation results and our conclusion.
2. Specifications of System and Circuit
2.1 System Specifications
The Synchronous Optical Network (SONET) stan-
dard was published and developed in the mid-1980s by
American National Standards Institute (ANSI). SONET,
which remains in widespread use today, is the standard
specifying the formats in optical communication sys-
tems. In Europe, a similar standard to SONET, which
was published by the International Telecommunications
Union (ITU), is known as Synchronous Digital Hierar-
chy (SDH). SONET and SDH are both sets of related
standards for synchronous data transmission over fiber
optical networks. The differences between them are
slight, and the main one occurs in the basic frame format.
However, SONET and SDH are approximately the same
beyond the Electrical Synchronous Transport Signal
level-3 (STS-3). Table 1 lists the hierarchy of the most
common data rates of SONET/SDH. The design in this
paper is made to meet the data rate of 10 Gb/s, i.e.,
SONET OC-192 standard.
2.2 Circuit Specifications
The sensitivity is one of the most important indexes
in a receiver, which represents the minimum incident op-
tical power at a given BER. According to SONET OC-
192 standard, the sensitivity required for short-range
(1720 km) communication is -12 dBm [10]. Consider-
ing a 3-dB margin, we obtain that the required sensitivity
of the receiver should be better than -15 dBm.
Since the receiver front end mainly consists of two
blocks, TIA and LA, the total gain of a receiver can be
separated into two parts, the transimpedance gain of TIA
and the voltage gain of LA. Owing to that the sensitivity
of the LA at BER = 10-12 is generally about 5 mV, the
transimpedance gain must achieve 250  (48 dB) un-
der the worst case with input current of about 20 A in
response to optical power of -15 dBm. In the aspect of
LA, since the required voltage swing of the CDR is about
400 mV, the voltage gain of LA must achieve at least 80
V/V (38 dB). The overall receiver front end with re-
quired gain and signal swing for SONET OC-192 is
demonstrated in Figure 2.
The bandwidth of an overall receiver in SONET
OC-192 must be 6.5 GHz to avoid intersymbol interfer-
ence (ISI) [11]. The bandwidth of the overall receiver is
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Table 1. The data rates of SONET/SDH standards
SONET Standard
(Optical Level)
STS
(Electrical Level)
SDH
Standard
Bit Rate
(Mb/s)
OC-1 STS-10 - 51.840
OC-3 STS-30 STM-1 155.520
OC-12 STS-12 STM-4 622.080
OC-48 STS-48 STM-16 2488.320
OC-192 0STS-192 STM-64 9953.280
OC-768 0STS-768 STM-256 39813.120
determined mostly by that of the TIA. However, the ty-
pical bandwidth chosen for TIAs is approximately 70%
of the data rate so as to improve the noise-ISI trade-off.
On the other hand, if two stages with the same bandwidth
are cascaded, the overall small-signal bandwidth is quite
narrower. Thus, the bandwidth of LAs is deliberately set
greater, usually equal to the data rate. Table 2 shows the
specifications of the receiver front end.
3. Transimpedance Amplifier Design
In optical transceiver, when a light signal travels th-
rough an optical fiber and arrives at the receiver, a photo
detector, such as a photodiode, will detect the incoming
light signal. The light is first transformed into electrical
current, and subsequent TIAs then convert the current to
voltage for following stages of the receiver. Therefore,
TIAs play essential roles in bridging the photo detector
and the subsequent circuit.
3.1 Transimpedance Amplifier Core
Generally, a photodiode possesses a large parasitic
capacitance, which easily produces a large time constant
with the input impedance of TIA and hence results in a
narrow bandwidth. Such capacitance of various com-
mercial products falls in the range from 130 fF to 300 fF.
Thus, for a given photodiode capacitance, the bandwidth
of a TIAcan be extended by reducing the input resistance
of the circuit. The common-gate (CG) topology is there-
fore a best choice. However, in order to further lower the
input impedance, the circuit should be modified.
3.1.1 Regulated Cascode (RGC) Configuration
Figure 3(a) illustrates a general CG input stage and
Figure 3(b) depicts the CG input stage modified with the
regulated cascade (RGC) configuration [3]. With the ad-
dition of the common-source stage M2 and the resistive
load RD2, the RGC stage acts as a local feedback stage
and hence reduces the input impedance. From the small-
signal analysis, the impedances seen looking into the CG
stage with RGC configuration, Zb, will be significantly
reduced by a factor of 1 + gm2RD2, where gm2RD2 is the
loop gain of the local feedback stage.
Unfortunately, such RGC configuration suffers from
a voltage headroom problem. In Figure 3(b), the voltage
drop of the circuit is equal to
VDD = VRD2 + VGS2 + VGS1 (1)
which is at least the order of (VRD2 + 2VTH), where VTH is
the threshold voltage of a MOS transistor. Moreover,
the large threshold voltage of M2 shrinks the gate-source
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Figure 2. Receiver front end with gain/swing requirements
for SONET OC-192.
Table 2. The specifications of receiver front end
Parameter
Overall
Receiver
TIA LA
Gain > 86 dB > 48 dB > 38 dB
–3-dB Bandwidth 6.5 GHz 7 GHz 10 GHz
Sensitivity @ BER = 10
–12
–15 dBm 20 App 5 mVpp
Figure 3. (a) CG input stage, (b) RGC input stage, and (c) modified RGC input stage.
voltage of M1, VGS1, which leads to a large M1, bringing
an undesirable parasitic-capacitance effect. In Figure
3(c), a modified RGC input stage with a PMOS source
follower is presented [4]. By inserting the PMOS source
follower, the voltage drop of the circuit thus becomes
VDD = VRD2 + VISS + VGS1 (2)
where VISS denotes the voltage across ISS, minimally
equal to an over-drive voltage of a MOS transistor, VOD.
The required supply voltage is therefore reduced to the
level of (VRD2 + VOD + VTH). Furthermore, even with a
constant voltage drop at the gate terminal of M1, the
voltage limitation of VGS1 is loosened, resulting in a
smaller M1 with the same driving capability. Mean-
while, the gate-source capacitance ofM2 can be isolated
by the PMOS source follower, benefiting the bandwidth.
3.1.2 Active-Inductor Peaking
The inductor peaking techniques have become more
and more popular in high speed circuits with the progress
of the monolithic inductors. An inductor can resonate with
the capacitance that limits the bandwidth, thereby signifi-
cantly improving the speed. Even though the size of pas-
sive inductors tends to scaling down while maintaining
the same inductance, the large expense of the occupied
area is still undesirable. Therefore, if the area is critical,
inductive peaking can be realized with active devices.
Consider the diode-connected NMOS shown in Fig-
ure 4(a), where a resistor RS is inserted between the gate
and drain ofM1. From the derivation of input impedance,
we can obtain a simplified equivalent model as depicted
in Figure 4(b), where R1, R2, and L are as follows:
(3)
(4)
(5)
3.2 Gain Stage
The input current turns into voltage form through the
transimpedance amplifier core. However, the magnitude
of the voltage signal is insufficient for the requirement of
the specification. Thus, we need a gain stage to boost the
signal and maintain the speed at the same time. For a gain
stage, the cascaded gain cells are conventionally used to
achieve a high gain and a wide bandwidth. Nevertheless,
the circuit has to employ more broadband techniques to
approach a higher speed.
3.2.1 Third-Order Gain Stages with Active Feedback
Negative feedback topology is a powerful broad-
band skill which is used widely in high-speed analog
circuits. Different from the traditional resistive feed-
back, the proposed gain stage employs active negative
feedback to avoid the direct resistive load on the pre-
ceding transimpedance stage. Moreover, active devices
suffer less process variations than passive ones in fabri-
cation. Figure 5 illustrates the block diagram of the
third-order gain stages with active feedback. Each cell,
including the feedback cell, is realized with common-
source (CS) topology.
With the incorporation of the feedback loop MF, the
-3-dB bandwidth is increased at the cost of the reduction
in the gain. However, under a maximally-flat frequency
response, the overall bandwidth of the TIA is still not
sufficient for requirement. Thus, an additional effort
should be made for bandwidth extension.
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Figure 4. (a) Active-inductor peaking and (b) simplified
equivalent model of (a). Figure 5. The third-order gain stages with active feedback.
3.2.2 Third-Order Gain Stages with Intersecting
Active Feedback
Figure 6 illustrates the block diagram and circuit re-
alization of the third-order gain stages with intersecting
active feedback. By means of intersecting an additional
feedback loop MF2 in the third-order gain stages, there is
a remarkable achievement in bandwidth extension. Fur-
thermore, the intersecting feedback architecture allevi-
ates the zero accumulation in the vicinity of the roll-off
frequency, yielding less gain peaking and hence less
overshoot. Therefore, such structure makes it possible
for a TIAto achieve the required speed in 10 Gb/s system
without any inductor used. The detail of the bandwidth
enhancement of the novel structure will be presented by
means of the behavioral simulations below.
3.2.3 Behavioral Simulations
Consider the conventional and the proposed struc-
tures in Figure 5 and Figure 6. The transfer functions of
the conventional architecture and the proposed one can
be described as
(6)
and
(7)
respectively while assuming that
(8)
and
(9)
With the transfer functions, we can plot the frequ-
ency response. The simulated frequency responses of the
different gain stages are shown in Figure 7. It is obvious
that the novel structure extends the bandwidth while sup-
pressing the gain peaking. Figure 8 shows the overall cir-
cuit of the proposed inductorless TIA, which contains a
BIAS circuit, RGC configuration, TIA core, and gain
stage. Meanwhile, the photodiode is modelled with para-
sitic capacitor (CPD) and current source (Iin).
3.3 Single-to-Differential Conversion
Since photodiodes produce a single-ended current,
the input signal of TIAs is not naturally differential.
However, in order to alleviate the effect of noise, the de-
sign of TIAs with differential topology is a trend. More-
over, owing to the differential input of the following cir-
cuit, a single-to-differential conversion circuit has to
bridge the TIA and the subsequent circuit.
Figure 9 depicts a single-to-differential conversion
circuit used in this design. R1 and C1 comprise a low-pass
filter which extracts the dc level of the TIA output, re-
sulting in an offset-free differential output. However, the
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Figure 6. The third-order gain stages with intersecting active
feedback.
Figure 7. Simulated frequency response of the gain stages
with and without active feedback.
time constant  = R1C1 must reach tens of microseconds
if a lower corner frequency of a few tens of kilohertz is
expected. Besides, the active-inductor peaking technique
is also employed here for a wider bandwidth.
4. Limiting Amplifier Design
Since the output signal of the TIA is inadequate for
the CDR circuit, an LA is supposed to be interposed be-
tween the TIA and the CDR circuits. The LA must be
able to boost the signal swing produced by the TIA to a
required level, e.g., 400 mV. As illustrated in Figure 10,
the architecture of the proposed LA comprises four
blocks: an LA core composed of four cascaded gain
cells, an offset subtracter, an offset cancellation circuit,
and an output buffer. The details of each part will be dis-
cussed in the subsequent subsections respectively.
4.1 Limiting Amplifier Core
While the LA core circuit has to provide a sufficient
gain and a wide bandwidth, the third-order active-feed-
back architecture is commonly employed.
4.1.1 Third-Order Gain Cell with Active Feedback
As usual, active negative feedback is again intro-
duced for bandwidth improvement. In Figure 11, the cir-
cuit diagram of the third-order gain cell with active-feed-
back architecture is depicted. The gain and bandwidth
are quite high even without inductor peaking due to the
three-stage CS amplifier and active local-feedback to-
pology respectively. However, such structure suffers from
severe gain peaking and overshoot. Therefore, some tech-
nique must be employed.
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Figure 8. Overall circuit diagram of the proposed TIA.
Figure 9. Single-to-differential convertor.
Figure 10. Limiting amplifier architecture.
Figure 11.Realization of the third-order gain cell with active
feedback.
4.1.2 Third-Order Gain Cell with Interleaving
Active Feedback
Consider two stages of the third-order gain cells. The
idea of the interleaving active-feedback architecture is to
interleave an additional active feedback cell between each
two successive gain cells while each cell already pos-
sesses a local active feedback. The architecture of the in-
terleaving active-feedback cell is identical to that of the
local one, as depicted in Figure 12. Surprisingly, the -3-
dB bandwidth is substantially extended at only a few
costs in voltage gain by interleaving the feedback cell.
4.1.3 Behavioral Simulations
In addition to the significant improvement in band-
width, it is interesting that the interleaving feedback cell
also suppresses the excess gain peaking excellently and
hence the overshoot. One idea is that the interleaving
feedback alleviates the gain peaking accumulation near
the -3-dB frequency brought by the cascaded identical
gain cells. Consider the two-stage third-order gain cells in
Figure 12. The transfer functions of the gain cells without
and with interleaving active feedback are as follows:
(10)
respectively, where
(11)
(12)
and
(13)
With transfer functions, we can plot the frequency
response. The simulated frequency responses of the gain
cells with and without interleaving active feedback are
shown in Figure 13. From observation, we can clearly
find that the interleaving active feedback is able to sup-
press the gain peaking. The overall LA core with inter-
leaving active feedback is shown in Figure 14. There are
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Figure 12. Realization of two-stage third-order gain cells with interleaving active-feedback architecture.
Figure 13.Simulated frequency response of the two-stage gain
cells with and without interleaving active feedback.
four stages of gain cells with three interleaving active
feedback cells placed between adjacent gain cells.
4.2 Offset Subtracter and Cancellation Circuit
The offset cancellation comprises an offset subtracter
and a low-pass filter, as shown in Figure 15. RF and CF in
the feedback path function as a low-pass filter to extract
the output dc level of the gain stage. The lower corner
frequency of such RC LPF usually has to sit in the range
of several tens of kilohertz, yielding large RF and CF.
4.3 Output Buffer
A buffer driving the off-chip loads usually suffers
from low bandwidth owing to the large transistors for
large driving capability [6]. However, large transistors
result in large capacitive loads to the output of the pre-
ceding LA core, bringing the overall bandwidth a bottle-
neck to meet the required specification. To solve such
problem, an fT doubler is adopted as the output butter [1].
As depicted in Figure 16, the circuit quarters the input
capacitance while maintaining the driving capability.
5. Simulation Results
The TIA and LA have been designed in standard
0.18-m CMOS technology with a 1.8-V supply. Figures
17 and 18 show the layouts of the proposed TIA and LA
with 106 m  100 m and 1500 m  350 m of area
cost, respectively. They are both simulated with Hspice.
Figure 19(a) plots the frequency response of the TIA.
With a photodiode capacitance of 300 fF, the total tran-
simpedance gain is 56 dB, and the -3-dB bandwidth is
8.27 GHz. Figure 19(b) is the simulated eye diagram for
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Figure 14. Overall LA core realized with interleaving active feedback.
Figure 15. Offset cancellation.
Figure 16. The fT doubler.
Figure 17. The layout of the proposed TIA.
Figure 18. The layout of the proposed TIA.
the TIA with an 8-bit BER PRBS input, indicating an
output voltage swing of 10 mVpp. Table 3 summarizes
the performance of the TIA.
Figure 19(c) shows the frequency response of the
proposed LA. With a load capacitance of 300 fF, the
overall differential voltage gain is 44.5 dB, and the -3-dB
bandwidth is 10.3 GHz. Figure 19(d) shows the simu-
lated eye diagram of the LA with the same PRBS pattern
as the one for TIA, revealing a differential output voltage
swing of about 1.6 Vpp. Table 4 lists the performance of
the LA.
6. Conclusion
In this work, the performance of a transimpedance
amplifier and a limiting amplifier for 10-Gb/s systems in
0.18-m CMOS technology are presented. The system
design with MATLAB offers quick system verification
and an efficiently architectural decision for circuit de-
sign. The TIA employs some broadband techniques such
as RGC configuration, active-inductor peaking, and in-
tersecting active feedback. The LA also uses some tech-
niques including interleaving active feedback and fT
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Figure 19.TIA simulation results: (a) Frequency response and (b) eye diagram for a 10-Gb/s PRBS input. LA simulation results:
(c) Frequency response and (d) eye diagram for a 10-Gb/s PRBS input.
Table 3. Performance comparison of 10-G/bs TIAs with =
TR BW
FoM
Power Dissipation

Parameter [4] [7] [8]* [9] * This Work
Technology (m) 0.18 0.18 0.18 0.18 0.18
Supply Voltage (V) 1.8 1.8 1.8 1.8 1.8
PD Cap. (fF) 300 300 250 - 300
RT (dB) 61 58 61 50 56
BW (GHz) 7.7 6.3 7.2 8 8.27
Power (mW) - - 70.2 33 35
Inductor No No Yes Yes No
FoM (-GHz/mW) - - 115.1 76.7 149.1
Area Cost (mm
2
) 0.03 0.770 0.140 0.182 0.011
*Measured results
doubler. Those techniques make it possible for inductor-
less circuits to operate at a high speed with less area cost.
Table 3 compares the performance of the proposed TIA
with that of prior works. It shows that the proposed TIA
has the most efficiency in power by employing the inter-
secting active feedback technique. Also, the performance
comparison of the LA with other works is summarized in
Table 4. Both of the proposed circuits fit to the system
specifications.
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Table 4. Performance comparison of 10-G/bs LAs with =
Gain BW
FoM
Power Dissipation

Parameter [5]* [6]* [7] [9]* This Work
Technology (m) 0.18 0.18 0.18 0.18 0.18
Supply Voltage (V) 1.8 1.8 1.8 1.8 1.8
Load Cap. (fF) - - - 150 300
Diff. Gain (dB) 42 50 37 46 44.5
BW (GHz) 9 9.4 6.7 8.4 10.3
Power (mW) 189 150 - 185 226
Inductor No Yes No Yes No
FoM (GHz/mW) 6.0 19.8 - 9.1 7.7
Area Cost (mm
2
) 0.192 0.750 0.770 1.012 0.543
*Measured results
